The radio-frequency (RF) performance of delta-doped cylindrical gate Tunnel FET (DCG-TFET) has been investigated and compared with conventional CG-TFET in terms of total gate capacitance, transconductance and cut-off frequency. Because of the higher transconductance due to insertion of delta-doping sheet in the source region, the DCG-TFET model exhibit higher cut-off frequency and smaller intrinsic delay. The impact of variation in gate oxide thickness and silicon pillar diameter on cut-off frequency has also been discussed for the model. The achievement of high cut-off frequency enables the model to be part of a solution in high frequency application. However the RF parameters have been extracted using 2D TCAD device simulator from Synopsis.
Introduction
Tunnel FET (TFET) is one of the emerging devices to replace MOS technology as it provides low OFF-state current and sub-threshold swing (SS) below 60mv/decade [1] [2] [3] . It is a typical reverse biased gated p-i-n structure where the current conduction is primarily because of the band-to-band tunneling (BTBT) mechanism [1] [2] [3] [4] [5] [6] [7] . However the TFET model with cylindrical gate (CG-TFET) improves scaling capability and reduces short channel effects (SCEs) due to its characteristics length [4] [5] [6] [7] . But the drain current of CG-TFET model is very low compared to MOS devices due to the tunneling carrier injection process [2] [3] [4] [5] . The limitation in the drain current leads to the reduction in transconductance and hence reduces the cut-off frequency of CG-TFET. The unity gain cut-off frequency is one of important figure of merit to study the frequency behavior and intrinsic delay of the transistor [8] [9] [10] [11] [12] . The performance degradation in cut-off frequency produces high switching delay of the device in high frequency applications. In this paper, a highly doped delta-doping sheet is introduced in the source region of CG-TFET. The delta-doping sheet provides a high lateral electric field at the tunneling junction which in turn improves the ON-current and transconductance of CG-TFET [13] . The higher transconductance leads to the improvement in the cut-off frequency and reduction in intrinsic delay. Here the effect of variation in various parasitic capacitances w.r.t. gate voltage for DCG-TFET model are investigated. Also the impact of down-scaling of gate oxide thickness and silicon pillar diameter on cut-off frequency is discussed. The results of the present model are compared with the results of conventional CG-TFET model. Here a delta-doping sheet is introduced in the source region of an n-channel CG-TFET model as shown in Fig. 1 . The delta-doping sheet having width of is developed at a distance of from the source-channel interface. The delta-region is doped with 10 22 cm -3 trivalent impurity ions. The source and drain regions of the simulated model are doped with trivalent and pentavalent impurity of the order 10 20 cm -3 respectively. The channel region is kept lightly doped with order of 10 15 cm -3 for the tunneling process. The length of the source , channel ( and drain ( of the device is considered as 20nm, 50nm and 20nm respectively.The model is having 2nm of gate-oxide thickness ( ) for SiO2 dielectric layer and 10nm of silicon pillar diameter ( ). The metal gate is having work-function ( ) of 4.2eVwhich spreads over 50nm of gate length.
Device structure of DCG-TFET model
The surface potential for the present model reduces sharply in the source region due to the presence of delta-doping sheet, as there is an abrupt increase in impurity concentration. Thus the minimum potential is achieved prior to the source-channel interface which is responsible for reducing the shortest tunneling distance in the channel. The reduction in shortest tunnelling distance leads to higher tunnelling of BTBT charge carriers in the channel [4] [5] [6] [7] . Therefore the DCG-TFET model provides high drain current and high transconductance (gm) in comparison with conventional CG-TFET, as the minimum surface potential for the conventional model achieved at the sourcechannel interface.
RF Analysis
The RF analysis of CG-TFET is different to MOSFET due to the BTBT tunneling of charge carriers at the sourcechannel interface [8] [9] . However the unity current gain cut-off frequency (ft) plays a significant role in determining the high frequency performance of CG-TFET devices. The cut-off frequency is considered as a first-order figure of merit for frequency response as improvement in cut-off frequency reduces the intrinsic delay of the transistor. The CG-TFET devices having high cut-off frequency can be a potential solution for the ultra-high frequency application. The unity gain cut-off frequency is defined as
According to equation (1), the performance of unity gain cut-off frequency is primarily affected with the variation in total gate capacitance (Cgg) and transconductance (gm) of the device. However the gate capacitance can be evaluated by considering the parasitic capacitances developed at the drain and source terminal w.r.t. gate. The parasitic gate capacitance can be expressed as ) ( Where VGS, VDS indicates voltage applied at the gate and drain terminal. The tunneling current from source to drain end is known as ID.In this paper, the simulation work has been carried out using 2-D device simulator from Synopsis [14] . The simulated device uses non-local path Kane's BTBT model [15] to study the tunneling behavior of charge carriers. The Shockley-Read-Hall (SRH) recombination model, quantum potential model, and band-gap narrowing concentration model are enabled to study the effect of delta-layer on the performance of cut-off frequency.
Results and Discussion
The RF performance of the DCG-TFET model has been investigated and compared with the results of conventional CG-TFET model. This section includes detailed analysis of total gate capacitance (Cgg), transconductance (gm) and cut-off frequency (ft) w.r.t. gate voltage. Also the effect of downscaling the silicon pillar diameter and gate oxide thickness on cut-off frequency of the present model is discussed. The result is compared with the gate capacitance of conventional CG-TFET model. It is evident that the total gate capacitance (Cgg) of both models increases exponentially with the increase in gate voltage for VGS>Vth. The higher Cgg in TFET is due to the dominant gate-to-drain capacitance as the presence of large tunnelling barrier at the source-channel interface in the ON-state reduces the effect of gate-to-source capacitance. However the DCG-TFET model provides higher Cgg compared to CG-TFET for higher gate voltage due to increase in Cgs. The improvement in gate-to-source capacitance is the result of formation of tunnelling barrier prior to the source interface. Transconductance of the device plays a crucial role in determining cut-off frequency. The variation in transconductance w.r.t. gate voltage is shown in Fig. 3 . The present model exhibit higher transconductance as compared to conventional CG-TFET because of increase in tunnelling volume in the channel. This improvement in tunnelling volume is due to the presence of high doping delta layer in the source region. The cut-off frequency of both CG-TFET and DCG-TFET model increases with increase in VGS. This is the because of the monotonic increase in gm and Cgg w.r.t. VGS (as shown in Fig. 2 and Fig. 3 ). However the DCG-TFET model provides maximum cut-off frequency (1.4GHz) as compared to CG-TFET (0.14GHz) at the onset of strong inversion region. This is the result of higher transconductance and lower total gate capacitance at that point. However the cut-off frequency of the model reduces further for VGS>Vth due to the increase in total gate capacitance in the ON-state. . It can be seen that the cut-off frequency (~1.2GHz) improves with increase in drain voltage at the onset of strong inversion region. As drain voltage increases from 0.5V to 1V, the total gate capacitance reduces and the transconductance exponentially improves due to large drain current. Subsequently, the cut-off frequency of the model increases. But the cut-off frequency reduces further beyond threshold value of gate voltage due to increase in the total gate capacitance. 6 illustrates the effect of gate oxide thickness on unity gain cut-off frequency performance of the present model. It is evident that the cut-off frequency of DCG-TFET increases by 6GHz at the threshold gate voltage with reduction in tox from 2nm to 1nm. The downscaling of gate oxide thickness leads to a large tunnelling volume in the cylindrical channel and hence maximum transconductance is obtained. On the other hand the total gate capacitance also improves due to high capacitive coupling between gate and channel. In summary, the exponential increase in transconductance dominates the increase in Cgg and hence cut-off improves radically. However the cut-off frequency reduces beyond threshold voltage as a result of saturated transconductance and high gate capacitance. The impact of downscaling silicon pillar diameter on cut-off frequency of the model is shown in Fig. 7 . It is worth noted that the cut-off frequency increases with reduction in silicon pillar diameter from 12nm to 8nm. This is the result of higher transconductance and saturated gate capacitance for lower silicon pillar diameter. The reduction in tsi improves the gate controllability on the channel. Hence the mobility of charge carriers across the source interface increases which is responsible for higher transconductance.
Conclusion
The variation in total gate capacitance, transconductance and cut-off frequency of delta-doped cylindrical gate Tunnel FET (DCG-TFET) w.r.t. gate voltage has been analyzed. The presence of delta-doping sheet in the model provides higher transconductance and maximum cut-off frequency (~1.4GHz) at the onset of threshold voltage as compared to conventional CG-TFET. However the unity gain cut-off frequency can be further improved by downscaling the gate oxide thickness and silicon pillar diameter keeping other parameters constant. The increase in cut-off frequency leads to smaller switching delays and thus improves the high frequency performance of the TFET devices.
